Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreMay 11, 2025, 5:20:34 AM6 B
build_digilent_arty_a7_100t.tclMay 11, 2025, 5:20:40 AM6.42 KiB
clockInfo.txtMay 11, 2025, 5:22:51 AM375 B
digilent_arty_a7_100t.bitMay 11, 2025, 5:24:57 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 11, 2025, 5:23:04 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 11, 2025, 5:23:03 AM12.48 KiB
digilent_arty_a7_drc.rptMay 11, 2025, 5:24:28 AM2.36 KiB
digilent_arty_a7_io.rptMay 11, 2025, 5:23:03 AM96.82 KiB
digilent_arty_a7_power.rptMay 11, 2025, 5:24:30 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 11, 2025, 5:24:26 AM651 B
digilent_arty_a7_timing.rptMay 11, 2025, 5:24:28 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 11, 2025, 5:23:03 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 11, 2025, 5:23:03 AM10.57 KiB
JenkinsfileMay 11, 2025, 5:20:34 AM1.93 KiB
LICENSEMay 11, 2025, 5:20:34 AM14.20 KiB
mor1kx.coreMay 11, 2025, 5:20:34 AM6.35 KiB
processor_ci_defines.vhMay 11, 2025, 5:20:40 AM300 B
README.mdMay 11, 2025, 5:20:34 AM10.33 KiB
simulation.outMay 11, 2025, 5:20:35 AM554.41 KiB