Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreMay 12, 2025, 5:20:23 AM6 B
build_digilent_arty_a7_100t.tclMay 12, 2025, 5:20:29 AM6.42 KiB
clockInfo.txtMay 12, 2025, 5:22:41 AM375 B
digilent_arty_a7_100t.bitMay 12, 2025, 5:23:55 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 12, 2025, 5:22:54 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 12, 2025, 5:22:53 AM12.48 KiB
digilent_arty_a7_drc.rptMay 12, 2025, 5:23:28 AM2.36 KiB
digilent_arty_a7_io.rptMay 12, 2025, 5:22:53 AM96.82 KiB
digilent_arty_a7_power.rptMay 12, 2025, 5:23:28 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 12, 2025, 5:23:27 AM651 B
digilent_arty_a7_timing.rptMay 12, 2025, 5:23:28 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 12, 2025, 5:22:52 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 12, 2025, 5:22:52 AM10.57 KiB
JenkinsfileMay 12, 2025, 5:20:23 AM1.93 KiB
LICENSEMay 12, 2025, 5:20:23 AM14.20 KiB
mor1kx.coreMay 12, 2025, 5:20:23 AM6.35 KiB
processor_ci_defines.vhMay 12, 2025, 5:20:29 AM300 B
README.mdMay 12, 2025, 5:20:23 AM10.33 KiB
simulation.outMay 12, 2025, 5:20:24 AM554.41 KiB