DIRCh88sh88skU@oQM8~ 0~~əLICENSEh88sh88skfirIm /+VeXTProject/Components/ALU.vhdh88sh88skgJ:Sa.խ(w9!Project/Components/EX_MEM_DIV.vhdh88sh88skh#Mn*u>U}] Project/Components/ID_EX_DIV.vhdh88sh88ski_,< =/8!ϼ Project/Components/IF_ID_DIV.vhdh88sh88skj 6 JmJ.c!Project/Components/MEM_WB_DIV.vhdh88sh88skkkLh+} ӱ XProject/Components/adder.vhdh88sh88sklO8W-M;Z~P΅ԏ W!Project/Components/controller.vhdh88sh88skmA/ ? HHProject/Components/datamem.vhdh88sh88skn&;V zuOlm((Project/Components/datamem_interface.vhdh88sh88sko(wXHG#S<Project/Components/datapath.vhdh88sh88skpw",.G:,1$Project/Components/flushing_unit.vhdh88sh88skq 8+qX_kjLNJ./L&Project/Components/forwarding_unit.vhdh88sh88skr9p0b 1|/ͯ^'Project/Components/jump_target_unit.vhdh88sh88sks9Gms"ֺ\&Project/Components/microcontroller.vhdh88sh88sktb(G~y}ፈNProject/Components/mux_2_1.vhdh88sh88sku2?=*>4O؛Project/Components/mux_32_1.vhdh88sh88skvY 6kظ ? Project/Components/mux_3_1.vhdh88sh88skx7n$z~ЮOProject/Components/mux_5_1.vhdh88sh88skz>/ftʤp(Project/Components/progmem_interface.vhdh88sh88sk{ =*%_ǐ'&Project/Components/program_counter.vhdh88sh88sk|=$:M~ ~D#-6JProject/Components/reg1b.vhdh88sh88sk}xfRRJ~>g7o!Project/Components/reg2b.vhdh88sh88sk~oKa>z? g Project/Components/reg32b.vhdh88sh88sk'b 4V }WTd*Project/Components/reg32b_falling_edge.vhdh88sh88skz_q=›{#*T4Project/Components/reg3b.vhdh88sh88sk|w*`[Q-5.*Project/Components/reg4b.vhdh88sh88sk~'7Ǟ.vZ%Project/Components/reg5b.vhdh88sh88sk'_8T`<d{\$Project/Components/register_file.vhdh88sh88sk!N2=z_eZ4Quartus/riscv_microcontroller/db/altsyncram_0ed1.tdfh88sh88sk] xi&!3EC4Quartus/riscv_microcontroller/db/altsyncram_11h1.tdfh88sh88skqPͲU` Ǽ&ɂ׮4Quartus/riscv_microcontroller/db/altsyncram_3de1.tdfh88sh88sk 76D8su4Quartus/riscv_microcontroller/db/altsyncram_5gs3.tdfh88sh88skf d;y"u1־#4Quartus/riscv_microcontroller/db/altsyncram_66s3.tdfh88sh88sk0[KUC-^o 4Quartus/riscv_microcontroller/db/altsyncram_a4d1.tdfh88sh88sk'N~*..C㺔4Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdfh88sh88skt.#}Gμ4Quartus/riscv_microcontroller/db/altsyncram_d9h1.tdfh88sh88sk(QCѤS$`@.9'4Quartus/riscv_microcontroller/db/altsyncram_mbe1.tdfh88sh88sky x qdHbLVYML4Quartus/riscv_microcontroller/db/altsyncram_oig1.tdfh88sh88sk }Q;Z}LI/Quartus/riscv_microcontroller/db/decode_eca.tdfh88sh88sk v ۇLI /Quartus/riscv_microcontroller/db/decode_l0b.tdfh88sh88sk⛲CK)wZS9Quartus/riscv_microcontroller/db/logic_util_heursitic.dath8uh8uk'^1JQ"Tt,Quartus/riscv_microcontroller/db/mux_5rb.tdfh8uh8uk jgzއ9*t,Quartus/riscv_microcontroller/db/mux_isb.tdfh8uh8ukZuh썁HnKHRjDQuartus/riscv_microcontroller/db/prev_cmp_riscv_microcontroller.qmsgh8uh8uk 2(vc$>Quartus/riscv_microcontroller/db/riscv_microcontroller.db_infoh8uh8uk#Pw~ăKQuartus/riscv_microcontroller/db/riscv_microcontroller.sld_design_entry.scih8uh8uk{$ 0HwJQuartus/riscv_microcontroller/db/riscv_microcontroller_partition_pins.jsonh8uh8ukM^Y0MpqN6Quartus/riscv_microcontroller/greybox_tmp/cbx_args.txth8uh8uk/BR:sRy1qY&rX1Quartus/riscv_microcontroller/microcontroller.vwfh8uh8ukȜ܉CX郙q`k6Quartus/riscv_microcontroller/microcontroller.vwf.temph8uh8uk7s:.e@ ݍ)Quartus/riscv_microcontroller/progmem.cmph8uh8ukb%zwE0&R|gs2)Quartus/riscv_microcontroller/progmem.mifh8uh8uk]h ۠Wk)Quartus/riscv_microcontroller/progmem.qiph8uh8uk^?lw[/Sc o)Quartus/riscv_microcontroller/progmem.vhdh9Xh9Xk3ǀ\ap9\Zs~7Quartus/riscv_microcontroller/riscv_microcontroller.pngh9Xh9Xkv B@zK۩7Quartus/riscv_microcontroller/riscv_microcontroller.qpfh9Xh9XkemWkHk7Quartus/riscv_microcontroller/riscv_microcontroller.qsfh9Xh9XkR߃85W·*&7Quartus/riscv_microcontroller/riscv_microcontroller.qwsh9h9k׮c?}1+,|;KQuartus/riscv_microcontroller/riscv_microcontroller_assignment_defaults.qdfh9h9kgB \v{8˼MQuartus/riscv_microcontroller/riscv_microcontroller_nativelink_simulation.rpth9h9k;"ƐcOi4 4HQuartus/riscv_microcontroller/simulation/modelsim/microcontroller.vwf.doh9h9k1g#>0<9HQuartus/riscv_microcontroller/simulation/modelsim/microcontroller.vwf.vth9h9k*7)H I>my5?Ȓ>Quartus/riscv_microcontroller/simulation/modelsim/modelsim.inih9h9k>hoi \g.g,aAQuartus/riscv_microcontroller/simulation/modelsim/msim_transcripth9h9k+ qڧliJQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller.voh;,T*Wa|]Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_min_1200mv_0c_fast.voh%h%k#a(Ob⻂gY`Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_min_1200mv_0c_v_fast.sdoh%h%kF.qK|8^TQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_modelsim.xrfhbnhbnkGs6&+yE<\Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.dohbnhbnk[PE3OrE&\oZϜ`c`Quartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bakhbnhbnk[Q0 C1\i柈aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak1hbnhbnk[Q0 C1\i柈aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak2hbnhbnkGs6&+yE<aQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_run_msim_rtl_vhdl.do.bak3hhk$o>d:Ǥڶ>oNMQuartus/riscv_microcontroller/simulation/modelsim/riscv_microcontroller_v.sdohhksqؓ?v]'-f$@Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/_infohhk/~r?ޠYR^]AQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/_vmakehhk]xyIxEOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/_primary.dathhk6Xa]qHcnd[HOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/_primary.dbshhkT܁D]OJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.dathhk#l499ASք5%JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.dbshhk^Et-3?zJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.prwhhk"BEʖz1w񯒹XJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/datamem/syn.psmhhk;,JU'kO I$eQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.dathhkIPm WX&eQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.dbshhkcK "gwxeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.vhdhhk>#gܰ-R$(dQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/verilog.prwh_h_k+8[e`,-!dQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/verilog.psmh_h_k&)ا2C<fQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.dath_h_k[ ,+_&WfQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.dbsh_h_k w24zc•p]fQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.vhdh_h_kXoǮ!Ҥ$ f|aeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/verilog.prwh_h_k07Aa3 **'&,U aeQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/verilog.psmh_h_k J ݑ-I.Y1 cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.dath_h_kR48zߟu[: K)cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.dbsh_h_krX8?U41\cQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.vhdh_h_kÕU WfgbQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/verilog.prwh_h_k>Wlv @ElB8nG-:bQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/verilog.psmh_h_kp9j yPo#FMSPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/mux_32_1/_primary.dath_h_k6.?4 bltffzPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/mux_32_1/_primary.dbsh_h_k]ۭ e=\qOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/_primary.dath_h_k6ϥ6. xTOQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/_primary.dbsh_h_kԾEl)8 K"JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.dath_h_kS$&'z?YV7 JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.dbsh_h_kֵy9\*SƼbOu<JQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.prwh_h_k$@y;^$/6siJQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/progmem/syn.psmh_h_k"+q`2dnuzWQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/_primary.dath_h_ks_3iD&QOWQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/_primary.dbsh_h_kkڴ[xFizNuXYQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.dath_h_k!t >2!YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.dbsh_h_kޅV.5@ЀīG{<YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.prwh_h_k!i#k_t&)#YQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/program_counter/behavioral.psmh_h_kAi ]Fgf=vvMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/_primary.dath_h_kJg5% RzkuMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/_primary.dbsh_h_kFhQ[ `m1%BPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.dath_h_kCPL SȓnPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.dbsh_h_k viny |PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.prwh_h_kxI@A, &G-[PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg1b/description.psmh_h_k X8 8Hi{^Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg32b_falling_edge/description.prwh_h_l8yV\?T7,XK%^Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg32b_falling_edge/description.psmh_h_l sRwqB40yβMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/_primary.dath_h_l /2R]*=S~GMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/_primary.dbsh_h_l j1 T4twPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.dath_h_l n%t㈅Н5{b7PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.dbsh_h_l5GJ$em=W4(PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.prwh_h_l8#T]؁ƈ~PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg3b/description.psmh_h_l8ēUz?GMQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/_primary.dath_h_l=bKo'?3n8MQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/_primary.dbsh_h_lk`+ἅ+X"ř683PQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.dath_h_l!Y99M3$uTPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.dbsh_h_l5tA{#~ZT(fakPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.prwh_h_lH}zOw/TMu HIoPQuartus/riscv_microcontroller/simulation/modelsim/rtl_work/reg4b/description.psmh_h_lj:#۬ zNEuE;Quartus/riscv_microcontroller/simulation/modelsim/tcc/_infoh_h_lG:jw0C$w#lEQuartus/riscv_microcontroller/simulation/qsim/microcontroller.vwf.vhth_h_lH iFQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller.voh|,h|,l">t;TXsd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190715215848.sim.vwfh|,h|,l'!BY\:S2VO\PZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722130516.sim.vwfh|,h|,l(A@2pJ]8j5BZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722130822.sim.vwfh|,h|,l))}tl4}~m ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190722131138.sim.vwfh|,h|,l*)}tl4}~m ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804203927.sim.vwfh|,h|,l+}<4՘nqn $'rZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804204725.sim.vwfh6h6l,! >sd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804205247.sim.vwfh6h6l-! >sd jÕy騘@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804212747.sim.vwfh6h6l.)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190804213616.sim.vwfh6h6l/)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190807201718.sim.vwfh6h6l0)z})SOR&ѴBpZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190811210705.sim.vwfh6h6l1Sl{2KJVUxZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813215442.sim.vwfh6h6l2"\@hv|)!>ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813222142.sim.vwfh6h6l3"\@hv|)!>ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190813231139.sim.vwfh6h6l4(fZJЈIl)=$@ZQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_20190814171845.sim.vwfh6h6l5 e- c2ԇ+{+s~PQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_modelsim.xrfh@)h@)l6$o>d:Ǥڶ>oNIQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_v.sdoh@)h@)l7H_ƔS}u4`kU5QQuartus/riscv_microcontroller/simulation/qsim/riscv_microcontroller_v.sdo_typ.csdh@)h@)l8 AH3X U?؃8Quartus/riscv_microcontroller/simulation/qsim/transcripth@)h@)l9^j).0&Yc'6Quartus/riscv_microcontroller/simulation/qsim/vsim.wlfh@)h@)l;$. w;~U1㦖@Quartus/riscv_microcontroller/simulation/qsim/vwf_sim_transcripth@)h@)l> ЙK`w:TS8Quartus/riscv_microcontroller/simulation/qsim/work/_infoh@)h@)l?/~r?ޠYR^]9Quartus/riscv_microcontroller/simulation/qsim/work/_vmakeh@)h@)lAh8r2|^yW/j^4OQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.dath@)h@)lB f.:#x MOQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.dbsh@)h@)lCD#U@OQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.vhdh]h]lD$cX[Cb-BΦPQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.dath'phh'phlE)< Ķ\7Twa!}6PQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.dbsh'phh'phlF LQ6fA۶:5PQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.prwhByhBylGCdYd[-?m[D4PQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/structure.psmhhlHP&&=:: dȴL,dNQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/verilog.prwh]h]lItzv1p|d>NQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller/verilog.psmh]h]lKI;{(!ӜH[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/_primary.dath]h]lLN[]ݮG7qrƊ~[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/_primary.dbsh]h]lM d5U gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.dath]h]lN*K7_T}Y)gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.dbsh]h]lOH_+fʹG=˃vUM[JrgQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.prwh]h]lPIH^0(:"&LXRz#gQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vhd_vec_tst/microcontroller_arch.psmh]h]lRzYY)} f]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.dath]h]lS[%{4 ~kN^]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.dbsh]h]lTNU%d]Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.vhdh]h]lU8' -3nAms\Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/verilog.prwhhlVb5!ߦ1r0  [Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.dathhl_ GUگkҙ#3[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.dbshhl`rX8?U41\[Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.vhdhhla"v8QZQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/verilog.prwhhlb<8 [KRZQuartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/verilog.psmh+h+ldGHQuartus211 1 ;!UE(sbB_V riscv_microcontroller211 3 $C"JQ^ db19 0 LPLL?ϳ4Rusimulation179 2 ۡyB[|߾w=*8v3qsim85 1 {YՑI ~ lWwork52 9 Wkyq_ч?TY 1microcontroller9 0 7eX*{@wV riscv_microcontroller5 0 |u@ykXmicrocontroller_vhd_vec_tst6 0 ٰH(ۼϯJKI microcontroller_vlg_vec_tst5 0 ynU.d\<6Opmicrocontroller_vlg_check_tst5 0 -SAcƝ @%Tx]microcontroller_vlg_sample_tst5 0 i'aֶˍGriscv_microcontroller_vlg_vec_tst5 0 ԕ\o|?լF߸zriscv_microcontroller_vlg_check_tst5 0 #ʱ(1VVmicrocontroller_vlg_check_tst5 0 yHYL5֊,microcontroller_vlg_sample_tst5 0 iLlK Ou ugreybox_tmp1 0 ?XCb"t#l;ƍ}\ϼ0{