Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreMay 11, 2025, 3:18:08 AM46 B
build_digilent_arty_a7_100t.tclMay 11, 2025, 3:18:16 AM8.26 KiB
clockInfo.txtMay 11, 2025, 3:20:28 AM375 B
digilent_arty_a7_100t.bitMay 11, 2025, 3:22:32 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 11, 2025, 3:20:41 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 11, 2025, 3:20:40 AM12.48 KiB
digilent_arty_a7_drc.rptMay 11, 2025, 3:22:03 AM2.36 KiB
digilent_arty_a7_io.rptMay 11, 2025, 3:20:40 AM96.82 KiB
digilent_arty_a7_power.rptMay 11, 2025, 3:22:04 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 11, 2025, 3:22:00 AM651 B
digilent_arty_a7_timing.rptMay 11, 2025, 3:22:03 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 11, 2025, 3:20:40 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 11, 2025, 3:20:40 AM10.57 KiB
e203_core.coreMay 11, 2025, 3:18:08 AM2.49 KiB
e203_soc.coreMay 11, 2025, 3:18:08 AM4.26 KiB
LICENSEMay 11, 2025, 3:18:08 AM11.09 KiB
processor_ci_defines.vhMay 11, 2025, 3:18:16 AM300 B
README.mdMay 11, 2025, 3:18:08 AM4.18 KiB
simulation.outMay 11, 2025, 3:18:11 AM1.82 MiB