Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreApr 29, 2025, 3:18:07 AM46 B
build_digilent_arty_a7_100t.tclApr 29, 2025, 3:18:15 AM8.26 KiB
clockInfo.txtApr 29, 2025, 3:19:12 AM375 B
digilent_arty_a7_100t.bitApr 29, 2025, 3:20:07 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 29, 2025, 3:19:17 AM16.56 KiB
digilent_arty_a7_control_sets.rptApr 29, 2025, 3:19:16 AM12.48 KiB
digilent_arty_a7_drc.rptApr 29, 2025, 3:19:48 AM2.36 KiB
digilent_arty_a7_io.rptApr 29, 2025, 3:19:16 AM96.82 KiB
digilent_arty_a7_power.rptApr 29, 2025, 3:19:49 AM8.55 KiB
digilent_arty_a7_route_status.rptApr 29, 2025, 3:19:47 AM651 B
digilent_arty_a7_timing.rptApr 29, 2025, 3:19:48 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 29, 2025, 3:19:16 AM3.09 KiB
digilent_arty_a7_utilization_place.rptApr 29, 2025, 3:19:16 AM10.57 KiB
e203_core.coreApr 29, 2025, 3:18:08 AM2.49 KiB
e203_soc.coreApr 29, 2025, 3:18:08 AM4.26 KiB
LICENSEApr 29, 2025, 3:18:07 AM11.09 KiB
processor_ci_defines.vhApr 29, 2025, 3:18:15 AM300 B
README.mdApr 29, 2025, 3:18:07 AM4.18 KiB
simulation.outApr 29, 2025, 3:18:10 AM1.82 MiB