Skip to content
[Jenkins]Jenkins
log in

Workspace

/ e203_hbirdv2 /
.git
.github
.Xil
doc
fpga
pics
riscv-tools
rtl/e203
tb
vsim
.gitignoreMay 8, 2025, 3:18:10 AM46 B
build_digilent_arty_a7_100t.tclMay 8, 2025, 3:18:19 AM8.26 KiB
clockInfo.txtMay 8, 2025, 3:20:31 AM375 B
digilent_arty_a7_100t.bitMay 8, 2025, 3:22:38 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 8, 2025, 3:20:44 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 8, 2025, 3:20:43 AM12.48 KiB
digilent_arty_a7_drc.rptMay 8, 2025, 3:22:09 AM2.36 KiB
digilent_arty_a7_io.rptMay 8, 2025, 3:20:43 AM96.82 KiB
digilent_arty_a7_power.rptMay 8, 2025, 3:22:10 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 8, 2025, 3:22:06 AM651 B
digilent_arty_a7_timing.rptMay 8, 2025, 3:22:09 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 8, 2025, 3:20:43 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 8, 2025, 3:20:43 AM10.57 KiB
e203_core.coreMay 8, 2025, 3:18:10 AM2.49 KiB
e203_soc.coreMay 8, 2025, 3:18:10 AM4.26 KiB
LICENSEMay 8, 2025, 3:18:10 AM11.09 KiB
processor_ci_defines.vhMay 8, 2025, 3:18:19 AM300 B
README.mdMay 8, 2025, 3:18:10 AM4.18 KiB
simulation.outMay 8, 2025, 3:18:13 AM1.82 MiB