Skip to content
[Jenkins]Jenkins
log in

Workspace

/ darkriscv /
.git
.github/workflows
.Xil
boards
rtl
sim
src
tmp
.bazelversionMay 5, 2025, 4:06:04 AM6 B
.gitattributesMay 5, 2025, 4:06:04 AM161 B
.gitignoreMay 5, 2025, 4:06:04 AM255 B
build_digilent_arty_a7_100t.tclMay 5, 2025, 4:06:14 AM2.29 KiB
BUILD.bazelMay 5, 2025, 4:06:04 AM532 B
clockInfo.txtMay 5, 2025, 4:07:17 AM375 B
darkriscv.coreMay 5, 2025, 4:06:04 AM3.67 KiB
digilent_arty_a7_100t.bitMay 5, 2025, 4:08:19 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 5, 2025, 4:07:25 AM19.70 KiB
digilent_arty_a7_control_sets.rptMay 5, 2025, 4:07:24 AM15.12 KiB
digilent_arty_a7_drc.rptMay 5, 2025, 4:07:59 AM2.36 KiB
digilent_arty_a7_io.rptMay 5, 2025, 4:07:24 AM96.82 KiB
digilent_arty_a7_power.rptMay 5, 2025, 4:08:00 AM8.58 KiB
digilent_arty_a7_route_status.rptMay 5, 2025, 4:07:58 AM651 B
digilent_arty_a7_timing.rptMay 5, 2025, 4:07:59 AM22.56 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 5, 2025, 4:07:24 AM3.60 KiB
digilent_arty_a7_utilization_place.rptMay 5, 2025, 4:07:24 AM10.61 KiB
LICENSEMay 5, 2025, 4:06:04 AM1.48 KiB
MakefileMay 5, 2025, 4:06:04 AM2.15 KiB
MODULE.bazelMay 5, 2025, 4:06:04 AM708 B
MODULE.bazel.lockMay 5, 2025, 4:06:04 AM31.92 KiB
processor_ci_defines.vhMay 5, 2025, 4:06:14 AM300 B
README.mdMay 5, 2025, 4:06:04 AM65.81 KiB
simulation.outMay 5, 2025, 4:06:05 AM69.22 KiB