Skip to content

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclApr 29, 2025, 2:20:04 AM2.89 KiB
clockInfo.txtApr 29, 2025, 2:22:08 AM375 B
digilent_arty_a7_100t.bitApr 29, 2025, 2:23:46 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 29, 2025, 2:22:27 AM59.18 KiB
digilent_arty_a7_control_sets.rptApr 29, 2025, 2:22:26 AM75.26 KiB
digilent_arty_a7_drc.rptApr 29, 2025, 2:23:20 AM4.87 KiB
digilent_arty_a7_io.rptApr 29, 2025, 2:22:26 AM96.82 KiB
digilent_arty_a7_power.rptApr 29, 2025, 2:23:24 AM8.70 KiB
digilent_arty_a7_route_status.rptApr 29, 2025, 2:23:18 AM651 B
digilent_arty_a7_timing.rptApr 29, 2025, 2:23:21 AM72.60 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 29, 2025, 2:22:25 AM4.25 KiB
digilent_arty_a7_utilization_place.rptApr 29, 2025, 2:22:26 AM10.74 KiB
PKG_RiscV_Klessydra_thread_parameters.oApr 29, 2025, 2:19:55 AM6.22 KiB
PKG_RiscV_Klessydra.oApr 29, 2025, 2:19:56 AM217.02 KiB
processor_ci_defines.vhApr 29, 2025, 2:20:04 AM300 B
README.mdApr 29, 2025, 2:19:54 AM1.37 KiB
RTL-CSR_Unit.oApr 29, 2025, 2:19:57 AM270.69 KiB
RTL-Debug_Unit.oApr 29, 2025, 2:19:57 AM40.88 KiB
RTL-Processing_Pipeline.oApr 29, 2025, 2:19:58 AM250.16 KiB
RTL-Program_Counter_unit.oApr 29, 2025, 2:19:58 AM88.35 KiB
src_files.ymlApr 29, 2025, 2:19:54 AM434 B
STR-Klessydra_top.oApr 29, 2025, 2:19:59 AM152.28 KiB
work-obj08.cfApr 29, 2025, 2:19:58 AM1.47 KiB