Skip to content
[Jenkins]Jenkins
log in

Workspace

/ Pequeno-Risco-5 /
.git
.github
.Xil
docs
fpga
software
src
tests
.gitattributesMay 12, 2025, 5:08:08 AM29 B
.gitignoreMay 12, 2025, 5:08:08 AM21 B
build_digilent_arty_a7_100t.tclMay 12, 2025, 5:08:15 AM2.99 KiB
clockInfo.txtMay 12, 2025, 5:10:25 AM375 B
digilent_arty_a7_100t.bitMay 12, 2025, 5:12:30 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 12, 2025, 5:10:38 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 12, 2025, 5:10:37 AM12.48 KiB
digilent_arty_a7_drc.rptMay 12, 2025, 5:12:02 AM2.36 KiB
digilent_arty_a7_io.rptMay 12, 2025, 5:10:37 AM96.82 KiB
digilent_arty_a7_power.rptMay 12, 2025, 5:12:03 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 12, 2025, 5:11:59 AM651 B
digilent_arty_a7_timing.rptMay 12, 2025, 5:12:02 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 12, 2025, 5:10:37 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 12, 2025, 5:10:37 AM10.57 KiB
LICENSEMay 12, 2025, 5:08:08 AM1.05 KiB
processor_ci_defines.vhMay 12, 2025, 5:08:15 AM300 B
README.mdMay 12, 2025, 5:08:08 AM2.08 KiB
simulation.outMay 12, 2025, 5:08:09 AM56.82 KiB