Skip to content
[Jenkins]Jenkins
log in

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclApr 28, 2025, 2:04:16 AM2.98 KiB
clockInfo.txtApr 28, 2025, 2:06:46 AM375 B
CMP-TMR_REG.oApr 28, 2025, 2:04:07 AM72.59 KiB
digilent_arty_a7_100t.bitApr 28, 2025, 2:08:26 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 28, 2025, 2:07:06 AM60.83 KiB
digilent_arty_a7_control_sets.rptApr 28, 2025, 2:07:04 AM68.13 KiB
digilent_arty_a7_drc.rptApr 28, 2025, 2:07:59 AM8.39 KiB
digilent_arty_a7_io.rptApr 28, 2025, 2:07:04 AM96.82 KiB
digilent_arty_a7_power.rptApr 28, 2025, 2:08:03 AM9.21 KiB
digilent_arty_a7_route_status.rptApr 28, 2025, 2:07:56 AM651 B
digilent_arty_a7_timing.rptApr 28, 2025, 2:08:00 AM46.62 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 28, 2025, 2:07:04 AM24.65 KiB
digilent_arty_a7_utilization_place.rptApr 28, 2025, 2:07:04 AM10.77 KiB
PKG_RiscV_Klessydra_thread_parameters.oApr 28, 2025, 2:04:07 AM6.22 KiB
PKG_RiscV_Klessydra.oApr 28, 2025, 2:04:07 AM221.55 KiB
processor_ci_defines.vhApr 28, 2025, 2:04:16 AM300 B
README.mdApr 28, 2025, 2:04:04 AM421 B
RTL-CSR_Unit_TMR.oApr 28, 2025, 2:04:08 AM271.76 KiB
RTL-Debug_Unit.oApr 28, 2025, 2:04:09 AM39.19 KiB
RTL-Processing_Pipeline_TMR.oApr 28, 2025, 2:04:10 AM424.89 KiB
RTL-Program_Counter_unit_TMR.oApr 28, 2025, 2:04:10 AM114.95 KiB
src_files.ymlApr 28, 2025, 2:04:04 AM522 B
STR-Klessydra_top.oApr 28, 2025, 2:04:11 AM148.18 KiB
TMR_REG_PKG.oApr 28, 2025, 2:04:07 AM15.94 KiB
work-obj08.cfApr 28, 2025, 2:04:10 AM2.30 KiB