Skip to content

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclMay 1, 2025, 2:04:13 AM2.98 KiB
clockInfo.txtMay 1, 2025, 2:06:37 AM375 B
CMP-TMR_REG.oMay 1, 2025, 2:04:05 AM72.59 KiB
digilent_arty_a7_100t.bitMay 1, 2025, 2:08:18 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 1, 2025, 2:06:57 AM60.83 KiB
digilent_arty_a7_control_sets.rptMay 1, 2025, 2:06:56 AM68.13 KiB
digilent_arty_a7_drc.rptMay 1, 2025, 2:07:51 AM8.39 KiB
digilent_arty_a7_io.rptMay 1, 2025, 2:06:56 AM96.82 KiB
digilent_arty_a7_power.rptMay 1, 2025, 2:07:56 AM9.21 KiB
digilent_arty_a7_route_status.rptMay 1, 2025, 2:07:48 AM651 B
digilent_arty_a7_timing.rptMay 1, 2025, 2:07:52 AM46.62 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 1, 2025, 2:06:55 AM24.65 KiB
digilent_arty_a7_utilization_place.rptMay 1, 2025, 2:06:56 AM10.77 KiB
PKG_RiscV_Klessydra_thread_parameters.oMay 1, 2025, 2:04:05 AM6.22 KiB
PKG_RiscV_Klessydra.oMay 1, 2025, 2:04:05 AM221.55 KiB
processor_ci_defines.vhMay 1, 2025, 2:04:13 AM300 B
README.mdMay 1, 2025, 2:04:03 AM421 B
RTL-CSR_Unit_TMR.oMay 1, 2025, 2:04:06 AM271.76 KiB
RTL-Debug_Unit.oMay 1, 2025, 2:04:06 AM39.19 KiB
RTL-Processing_Pipeline_TMR.oMay 1, 2025, 2:04:08 AM424.89 KiB
RTL-Program_Counter_unit_TMR.oMay 1, 2025, 2:04:08 AM114.95 KiB
src_files.ymlMay 1, 2025, 2:04:03 AM522 B
STR-Klessydra_top.oMay 1, 2025, 2:04:08 AM148.18 KiB
TMR_REG_PKG.oMay 1, 2025, 2:04:05 AM15.94 KiB
work-obj08.cfMay 1, 2025, 2:04:08 AM2.30 KiB