Skip to content
[Jenkins]Jenkins
log in

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclMay 8, 2025, 2:04:18 AM2.98 KiB
clockInfo.txtMay 8, 2025, 2:09:53 AM375 B
CMP-TMR_REG.oMay 8, 2025, 2:04:06 AM72.59 KiB
digilent_arty_a7_100t.bitMay 8, 2025, 2:14:01 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 8, 2025, 2:10:50 AM60.83 KiB
digilent_arty_a7_control_sets.rptMay 8, 2025, 2:10:45 AM68.13 KiB
digilent_arty_a7_drc.rptMay 8, 2025, 2:13:11 AM8.39 KiB
digilent_arty_a7_io.rptMay 8, 2025, 2:10:45 AM96.82 KiB
digilent_arty_a7_power.rptMay 8, 2025, 2:13:22 AM9.21 KiB
digilent_arty_a7_route_status.rptMay 8, 2025, 2:13:04 AM651 B
digilent_arty_a7_timing.rptMay 8, 2025, 2:13:14 AM46.62 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 8, 2025, 2:10:44 AM24.65 KiB
digilent_arty_a7_utilization_place.rptMay 8, 2025, 2:10:45 AM10.77 KiB
PKG_RiscV_Klessydra_thread_parameters.oMay 8, 2025, 2:04:05 AM6.22 KiB
PKG_RiscV_Klessydra.oMay 8, 2025, 2:04:05 AM221.55 KiB
processor_ci_defines.vhMay 8, 2025, 2:04:18 AM300 B
README.mdMay 8, 2025, 2:04:03 AM421 B
RTL-CSR_Unit_TMR.oMay 8, 2025, 2:04:09 AM271.76 KiB
RTL-Debug_Unit.oMay 8, 2025, 2:04:09 AM39.19 KiB
RTL-Processing_Pipeline_TMR.oMay 8, 2025, 2:04:12 AM424.89 KiB
RTL-Program_Counter_unit_TMR.oMay 8, 2025, 2:04:13 AM114.95 KiB
src_files.ymlMay 8, 2025, 2:04:03 AM522 B
STR-Klessydra_top.oMay 8, 2025, 2:04:13 AM148.18 KiB
TMR_REG_PKG.oMay 8, 2025, 2:04:05 AM15.94 KiB
work-obj08.cfMay 8, 2025, 2:04:13 AM2.30 KiB