Skip to content
[Jenkins]Jenkins
log in

Workspace

/ DV-CPU-RV /
.git
.Xil
core
docs
refs
src
.gitignoreMay 12, 2025, 4:58:56 AM140 B
build_digilent_arty_a7_100t.tclMay 12, 2025, 4:59:04 AM3.40 KiB
clean.plMay 12, 2025, 4:58:56 AM345 B
clockInfo.txtMay 12, 2025, 5:01:15 AM375 B
digilent_arty_a7_100t.bitMay 12, 2025, 5:03:20 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptMay 12, 2025, 5:01:28 AM16.56 KiB
digilent_arty_a7_control_sets.rptMay 12, 2025, 5:01:27 AM12.48 KiB
digilent_arty_a7_drc.rptMay 12, 2025, 5:02:51 AM2.36 KiB
digilent_arty_a7_io.rptMay 12, 2025, 5:01:27 AM96.82 KiB
digilent_arty_a7_power.rptMay 12, 2025, 5:02:53 AM8.55 KiB
digilent_arty_a7_route_status.rptMay 12, 2025, 5:02:49 AM651 B
digilent_arty_a7_timing.rptMay 12, 2025, 5:02:52 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptMay 12, 2025, 5:01:26 AM3.09 KiB
digilent_arty_a7_utilization_place.rptMay 12, 2025, 5:01:27 AM10.57 KiB
LICENSEMay 12, 2025, 4:58:56 AM34.33 KiB
processor_ci_defines.vhMay 12, 2025, 4:59:04 AM300 B
README_zh_CN.mdMay 12, 2025, 4:58:56 AM2.18 KiB
README.mdMay 12, 2025, 4:58:56 AM2.27 KiB
simulation.outMay 12, 2025, 4:58:58 AM103.73 KiB